

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re application of: Thomas W. Williams et al.

Application No.: 09/728,022

Art Unit.: 2138

Filing Date: 11/30/2000

Examiner: John J. Tabone, Jr.

For: "Intelligent Test Vector Formatting To Reduce Test Vector Size And Allow Encryption  
Thereof For Integrated Circuit Testing"

Mail Stop Appeal Brief - Patents

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

Date: April 11, 2007

**APPEAL BRIEF TRANSMITTAL**


1. Transmitted herewith is an amendment for this application.
2. **STATUS:** Applicant is other than a small entity.
3. **EXTENSION OF TERM:** The proceedings herein are for a patent application and the provisions of 37 C.F.R. 1.136 apply. Applicant believes that no extension of term is required. However, this conditional petition is being made to provide for the possibility that applicant has inadvertently overlooked the need for a petition for extension of time.
4. **FEE FOR CLAIMS:** The fee for claims (37 C.F.R. 1.16(b)-(d)) has been calculated as shown below:

	(Col.1)		(Col. 2)	(Col. 3)	LARGE ENTITY	
	Claims Remaining After Amendment		Highest No. Previously Paid For	Present Extra	Rate	Addit. Fee
Total	11	Minus	20	= 0	x \$50 =	\$0
Indep.	2	Minus	3	= 0	x \$200 =	\$0
First Presentation of Multiple Dependent Claim					+ \$360 =	\$0
Total					Addit. Fee	\$0

**Appeal Brief Fee previously paid February 1, 2006. No additional fee due – see MPEP 1207.04 Form paragraph 12.187.**

5. **FEE DEFICIENCY:** If any additional extension and/or fee is required, please charge Deposit Account No. 50-0574.

Customer No. 35273  
Tel.: (408) 451-5907

  
**SIGNATURE OF PRACTITIONER**  
Jeanette S. Harms  
Reg. No. 35537

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Appellants: Thomas W. Williams et al.

Assignee: Synopsys, Inc.

Title: INTELLIGENT TEST VECTOR FORMATTING TO REDUCE TEST  
VECTOR SIZE AND ALLOW ENCRYPTION THEREOF FOR  
INTEGRATED CIRCUIT TESTING

Serial No.: 09/728,022 File Date: November 30, 2000

Examiner: John J. Tabone Jr. Art Unit: 2138

Docket No.: SYN-0174

-----  
Date: April 11, 2007

Mail Stop Appeal Brief - Patents  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

APPEAL BRIEF

This Appeal Brief is in support of the Notice of Appeal  
dated April 3, 2007.

/

/

/

/

/

/

/

/

/

INDEX

I.	REAL PARTY IN INTEREST. . . . .	3
II.	RELATED APPEALS AND INTERFERENCES . . . . .	3
III.	STATUS OF CLAIMS. . . . .	3
IV.	STATUS OF AMENDMENTS. . . . .	3
V.	SUMMARY OF CLAIMED SUBJECT MATTER . . . . .	4
VI.	GROUND OF REJECTION TO BE REVIEWED ON APPEAL . . . .	9
VII.	ARGUMENTS . . . . .	10
	A. Claims 7-10, 13, 17, 19, and 20 are patentable under 35 U.S.C. 103(a) over U.S. Patent 5,444,716 (Jarwala) . . . . .	10
	B. Claims 11, 12, and 18 are patentable under 35 U.S.C. 103(a) over Jarwala in view of U.S. Patent 6,101,622 (Lesmeister). . . . .	18
	C. Appellants submit that objections to Claims 8- 13 and 18-20 with respect to informalities can be addressed after resolution of Arguments A and B. . .	19
	D. CONCLUSION . . . . .	19
VIII.	CLAIMS APPENDIX . . . . .	20
IX.	EVIDENCE APPENDIX . . . . .	24
X.	RELATED PROCEEDINGS APPENDIX . . . . .	25

#### **I. REAL PARTY IN INTEREST**

The real party in interest is the assignee, Synopsys Inc., pursuant to the Assignment recorded in the U.S. Patent and Trademark Office on November 30, 2000 on Reel 011342, Frame 0439.

#### **II. RELATED APPEALS AND INTERFERENCES**

Based on information and belief, there are no other appeals or interferences that could directly affect or be directly affected by or have a bearing on the decision by the Board of Patent Appeals in the pending appeal.

#### **III. STATUS OF CLAIMS**

Claims 7-13 and 17-20 are pending. Claims 7-13 and 17-20 stand rejected. In the present paper, rejected Claims 7-13 and 17-20 are appealed.

#### **IV. STATUS OF AMENDMENTS**

All claim amendments in this application have been entered.

## V. SUMMARY OF CLAIMED SUBJECT MATTER

As taught by Appellants in the Specification, page 6, line 2 to page 7, line 11:

[T]he present invention provides a testing solution that reduces the overall cost of testing which includes costs associated with the tester and costs associated with the test circuitry on silicon. With the ability to implement millions of gates on a chip, the incremental cost of Design for Test (DFT) is relatively small. The present invention leverages the relatively inexpensive silicon to reduce the cost of the testers by moving some of the tester functionality onto the DUT itself but, unlike BIST, maintain use of deterministic test data. The present invention advantageously reduces the memory required to store fully specified test patterns.

A method and circuit are described herein for testing an integrated circuit device using intelligent test vector formatting that reduces the memory required to store test patterns and also provides an encryption vehicle for the test patterns. The novel circuit includes a first memory that stores a test vector mask. The test vector mask is a sequence of bits that indicates if corresponding test vector data is deterministic or random. The test vector data used by the present invention contains a portion that is deterministically generated by automatic test pattern generation (ATPG) software and a portion that is random. A first data value of the mask indicates deterministic data and a second data value of the mask indicates random data. A second memory contains a sequence of bits that represent the deterministic test vector data. The first and second memory could be separate locations of the same memory device. Alternative variations of this method prefix the positions of deterministic data and random data such that the mask information is minimized to represent the encoded positions.

A random number generator (e.g., linear feed-back shift register, LFSR) is also provided that generates a reproducible sequence of pseudo random bits that is based on a seed value. With respect to encryption, the seed value can be viewed as a key that is required for

proper generation of the test vectors. A selector circuit, e.g., a multiplexer, is used to select bits either from the second memory or from the random number generator. The selection is based on the value of a corresponding bit of the mask vector which is coupled to the select input of the selector. The output of the selector provides a fully specified test vector for application to the integrated circuit device under test (DUT). In one embodiment, ... the random number generator can be fabricated on the DUT.

Referring to FIG. 3 (shown below for convenience) and as taught by Appellants in the Specification, page 20, lines 4-13:

The system of FIG. 3 acts to reduce the throughput of the data flowing from the tester 14' to the DUT 16'. The embodiment of FIG. 3 reduces the tester throughput to the DUT 16' by incorporating the LFSR circuit 230 on the DUT 16' itself. A configurability mechanism for sending data from the tester 14' or the compressed data source on the DUT 16' can be built-in. The control of the source of test data to the design would lie in the hands of the control logic 250 of the tester 14'. The embodiment of FIG. 3 also offers an increase in performance. Specifically, this configuration allows for the possibility of obtaining and applying the data portion that is generated on the DUT 16' at a faster rate than that could be achieved from a low cost tester.




FIG. 3

Referring to FIG. 4B (shown below for convenience) and as taught by Appellants in the Specification, page 22, lines 4-16:

FIG. 4B illustrates another embodiment of the LFSR circuit 230b which can interleave output values from the DUT 16 using OR gates 320-322. By interleaving the output values (e.g., over output lines 330-332) into the LFSR 230b, the effective "randomness" of the result is increased. This also increases error detection because an error on the output lines 330-332 will generate an improper input test pattern which will likely

lead to another departure from the expected result on the output, etc. This increases the likelihood that the error is detected by the verification circuitry 240 (FIG. 2, FIG. 3). The output lines 330-332 originate from the output of the DUT 16. The value of line 330 is ORed into the output of the first stage 310. The value of line 331 is ORed into the output of the second stage 311. The value of line 332 is ORed into the output of the third stage 312. It is appreciated that any number of stages can be used in accordance with this embodiment of the present invention.




FIG. 4B

A concise explanation of the subject matter defined in each of Claims 7 and 17, referring to the Specification by page and line number and to the drawings, if applicable, follows below.

Claim 7: An integrated circuit testing system comprising: (see e.g. Specification, page 20, line 4 to page 21, line 5)

an integrated circuit tester (see e.g. FIG. 3, tester 14') comprising:

a first memory for storing therein a mask vector for characterizing corresponding test vector data (see e.g. FIG. 3, memory1 (mask vector) 210), said mask vector comprising a



plurality of bit positions wherein a first bit value indicates that said corresponding test vector data is deterministic and wherein a second bit value indicates that said corresponding test vector data is pseudo random (see e.g. Specification, page 15, lines 17-23);

a second memory for storing therein deterministic test vector data (see e.g. FIG. 3, memory2 (deterministic test data) 220), said first and second memory coupled to a port (see e.g. Specification, page 16, lines 17-18 and page 17, lines 8-9);

an integrated circuit device under test (DUT) (see e.g. DUT 16') comprising:

a circuit block to be tested (see e.g. FIG. 3, IC block 20);

a random number generator for generating a reproducible sequence of pseudo random bits based on a seed number (see e.g. FIG. 3, LFSR 230 and seed 235); and

a selector circuit coupled to said port and for generating a test vector for application to said circuit block (see e.g. FIG. 3, selector circuit 225), said selector circuit for selecting bits as between said random number generator and said second memory based on said mask vector, said selector circuit having an output coupled to said circuit block.

Claim 17: A method for testing an integrated circuit comprising the steps of: (see e.g. Specification, page 20, line 4 to page 21, line 5 and page 22, lines 4-16)

retrieving a mask vector from a first memory (see e.g. FIG. 3, memory1 (mask vector) 210), said mask vector for characterizing corresponding test vector data, said mask vector comprising a plurality of bit positions wherein a first bit value indicates that said corresponding test vector data is deterministic and wherein a second bit value indicates that said

corresponding test vector data is pseudo random (see e.g. Specification, page 15, lines 17-23);

retrieving deterministic test vector data from a second memory (see e.g. FIG. 3, memory2 (deterministic test data) 220);

initializing a random number generator with a seed number and thereafter generating a reproducible sequence of pseudo random bits based on said seed number (see e.g. FIG. 3, LFSR 230 and seed 235);

generating an output test vector for application to a circuit block of said integrated circuit, said step d) comprising the step of selecting bits as between said random number generator and said second memory based on said mask vector (see e.g. FIG. 3, selector circuit 225 and IC block 20);

applying said output test vector to said circuit block (see e.g. FIG. 3, IC block 20, memory2 (deterministic test data) 220, LFSR 230);

obtaining an output generated by said circuit block in response to said output test vector (see e.g. FIG. 3, output 250); and

supplying said output generated by said circuit block to an input of a stage of said random number generator (see e.g. FIG. 3, output 250, LFSR 230 and FIG. 4B, outputs 330, 331, 332, LFSR 230b).

## **VI. GROUNDS OF REJECTION TO BE REVIEWED ON APPEAL**

The following issues are presented to the Board of Appeals for decision:

(A) Whether Claims 7-10, 13, 17, 19, and 20 are patentable under 35 U.S.C. 103(a) over U.S. Patent 5,444,716 (Jarwala).

(B) Whether Claims 11, 12, and 18 are patentable under 35 U.S.C. 103(a) over Jarwala in view of U.S. Patent 6,101,622 (Lesmeister).

## VII. ARGUMENTS


A. Claims 7-10, 13, 17, 19, and 20 are patentable under 35 U.S.C. 103(a) over U.S. Patent 5,444,716 (Jarwala).

### 1. Jarwala: Overview

Referring to FIG. 1 (shown below for convenience), Jarwala teaches a test system 10 that can test a plurality of circuit boards 12. Col. 2, lines 64-66. Each circuit board has a Boundary Scan architecture, wherein each Boundary Scan cell comprises a single-bit register associated with an electronic component 15, such as an integrated circuit. Col. 3, lines 1-2 and 8-11. Actual testing of circuit boards 12 is carried out by a Boundary Scan Master Virtual Machine (BVM) 17 that includes an interpreter 18 and a plurality of Boundary Scan Masters (BSM) 20, wherein each BSM 20 controls the testing of a circuit board 12. Col. 3, lines 37-45.

Test system 10 includes a system test and diagnosis host 16 that initiates testing and diagnosis without regard to the specific nature of the board 12 to be tested. Col. 2, lines 29-32. BVM 17 interprets a testing command from host 16 and communicates to each board 12 at least one command that causes board 12 to commence testing with a test program specific to that board 12. Col. 2, lines 32-38. Each BSM 20 includes a process and a set of registers for executing that test program and to provide the results of such testing to interpreter 18 (of BVM 17). Col. 2, lines 40-44. BVM 17 enables host 16 to manage testing without concern as to the specific details of the boards 12 under test.

FIG. 1



2. Claims 7-10, 13, 17, 19, and 20 are not taught by Jarwala.

Claim 7 recites:

An integrated circuit testing system comprising:

a) an integrated circuit tester comprising:

al) a first memory for storing therein a mask vector for characterizing corresponding test vector data, said mask vector comprising a plurality of bit positions wherein a first bit value indicates that said corresponding test vector data is deterministic and wherein a second bit value indicates that said corresponding test vector data is pseudo random; and

a2) a second memory for storing therein deterministic test vector data, said first and second memory coupled to a port;

b) an integrated circuit device under test (DUT) comprising:

b1) a circuit block to be tested;  
b2) a random number generator for generating a reproducible sequence of pseudo random bits based on a seed number; and

b3) a selector circuit coupled to said port and for generating a test vector for application to said circuit block, said selector circuit for selecting bits as between said random number generator and said second memory based on said mask vector, said selector circuit having an output coupled to said circuit block.

Appellants respectfully submit that Jarwala fails to disclose or suggest the recited IC tester and IC DUT.

The Examiner admits that Jarwala fails to explicitly disclose the first memory that stores a mask vector, but then states that the test vector manipulation register of register bank 29 performs the same function. Appellants traverse this

characterization. Jarwala teaches that the test vector manipulation register determines the source of test vectors. col. 4, lines 36-38. However, Jarwala also explicitly teaches that the one of four patterns of test vectors is generated by ATPF 34 in accordance with information stored in the test vector manipulation register. Col. 5, lines 21-26. Therefore, the "source" must refer to at least the patterns of ATPG test vectors. Jarwala is silent on what controls multiplexer 36. Therefore, Appellants do not concede that Jarwala teaches the recited mask vector.

The Examiner states that TVO memory 32, ATPG 34, and multiplexer 36 teach the recited second memory, random number generator, and selector circuit, respectively. Appellants traverse this characterization. Specifically, as recited in Claim 7, the random number generator and the selector circuit are included on the integrated circuit device under test (IC DUT). In contrast, TVO memory 32, ATPG 34, and multiplexer 36 form part of a boundary scan master (BSM) 20<sub>1</sub> that controls the testing of circuit board 12<sub>1</sub>. Col. 3, lines 63-68.

Jarwala teaches that each boundary scan cell 14 on circuit board 12 includes a single-bit register associated with a node of an electronic component. Col. 3, lines 8-10. Jarwala further teaches that an exemplary electronic component could be (but is apparently not limited to being) an integrated circuit. Col. 3, line 11. According to Jarwala, each boundary scan cell 14 is responsive to the state of the signal present at the component node 15 associated with that cell to facilitate testing of the interconnection between the components. Col. 3, lines 11-15. Therefore, ATPG 34 and multiplexer 36 (which form part of a boundary scan master 20) cannot be characterized as the recited IC DUT.

In fact, the Examiner ultimately admits that Jarwala does

not explicitly teach a random number generator and a multiplexer provided on the IC DUT. The Examiner then cites *In re Japikse*, 86 USPQ 70 (CPA 1950) as teaching that rearranging parts of an invention involves only routine skill in the art. Appellants respectfully submit that the recited configuration is more than a mere rearrangement. As noted by the Federal Circuit, "whether the changes from the prior art are 'minor',... the changes must be evaluated in terms of the whole invention, including whether the prior art provides any teaching or suggestion to one of ordinary skill in the art to make the changes that would produce the patentee's ... device." *In re Chu*, 66 F.3d 292, 298, 36 USPQ2d 1089, 1094 (Fed. Cir. 1995). Appellants respectfully submit that Jarwala fails to provide this teaching or suggestion.

The Examiner also states that Figures 2 and 3 of the present application further illustrate the obviousness of rearranging parts. Appellants disagree. Figures 2 and 3 are described in the Specification as embodiments of the invention as envisioned at the time of filing. Notably, the Specification does not describe the embodiment of Figure 3 as an obvious variation of the embodiment of Figure 2. Indeed, Appellants submit that merely providing various embodiments in the same application does not provide evidence that these embodiments are "obvious" with respect to each other.

As explicitly taught by Appellants, the recited separation of components between the IC tester and the IC DUT provides significant advantages. Specifically, the recited system acts to reduce the throughput of the data flowing from the tester to the DUT and increases performance, i.e. allows for the possibility of obtaining and applying the data portion that is generated on the DUT at a faster rate than that could be achieved from a low cost tester. Specification, paragraph [0046].

Based on the teaching of Jarwala, Appellants submit that it would not be obvious to move the random number generator and a multiplexer of Jarwala onto an IC DUT. As further noted by the Federal Circuit, "When the art in question is relatively simple,... the opportunity to judge by hindsight is particularly tempting." *McGinley v. Franklin Sports, Inc.*, 262 F.3d 1339, 1351, 60 USPQ2d 1001 (Fed. Cir. 2001). Appellants respectfully submit that moving the random number generator and a multiplexer of Jarwala onto an IC DUT would constitute hindsight.

As discussed above, Jarwala fails to teach various elements of the recited IC testing system including the separation of elements into the IC tester and the IC DUT. Therefore, Jarwala cannot achieve the tester throughput and the performance provided by Appellants' recited testing system. Because Jarwala fails to disclose or suggest the recited testing system, Appellants request reconsideration and withdrawal of the rejection of Claim 7.

Claims 8-10 and 13 depend from Claim 7 and therefore are patentable for at least the reasons presented for Claim 7. Based on those reasons, Appellants request reconsideration and withdrawal of the rejection of Claims 8-10 and 13.

Claim 17 recites:

A method for testing an integrated circuit comprising the steps of:

- a) retrieving a mask vector from a first memory, said mask vector for characterizing corresponding test vector data, said mask vector comprising a plurality of bit positions wherein a first bit value indicates that said corresponding test vector data is deterministic and wherein a second bit value indicates that said corresponding test vector data is pseudo random;
- b) retrieving deterministic test vector data from a second memory;
- c) initializing a random number generator with a seed number and thereafter generating a reproducible sequence of pseudo random bits based



on said seed number;

d) generating an output test vector for application to a circuit block of said integrated circuit, said step d) comprising the step of selecting bits as between said random number generator and said second memory based on said mask vector

e) applying said output test vector to said circuit block;

f) obtaining an output generated by said circuit block in response to said output test vector; and

g) supplying said output generated by said circuit block to an input of a stage of said random number generator.

Appellants respectfully submit that Jarwala fails to disclose or suggest the recited step of supplying the output generated by the circuit block to an input of a stage of the random number generator (i.e. step g)). The recited step, as discussed in reference to FIG. 4B, can interleave output values from the DUT into the LFSR, thereby advantageously increasing the effective randomness of the result as well as error detection capability. Specification, paragraph [0051] (see above).

The Office Action characterizes the test vector manipulation register (of BSM internal registers 29) as facilitating step g. Appellants traverse this characterization. Jarwala teaches that the test vector manipulation register determines the source of test vectors provided to the circuit board as well as the destination for responses generated during testing. Col. 4, lines 36-40. Jarwala further teaches that the bit control register 58 of BVM interpreter 18 accumulates the number of bits read back from a particular one of the BSMs 20 in response to a specific read instruction (RDB), which is executed to read the registers in the internal register bank 29. Col. 6, lines 42-47. Note that Jarwala explicitly teaches that test

vector output (TVO) and TVI registers of internal register bank 29 are used to access TVO memory 38 and TVI memory 38. Col. 4, lines 63-67.

As indicated above, Jarwala teaches that the test vector manipulation register provides the destination for the testing outputs (in contrast to storing the outputs). Indeed, as also indicated above, the TVI register of internal register bank 29 is used to access TVI memory 38 (which stores the testing outputs). Jarwala teaches nothing about providing a test output as an input to a stage of ATPG 34.

Because Jarwala fails to teach supplying the output generated by the circuit block to an input of a stage of the random number generator, Jarwala cannot achieve the effective randomness provided by Appellants' recited method.

The Examiner admits that Jarwala fails to explicitly disclose the first memory that stores a mask vector, but then states that the test vector manipulation register of register bank 29 performs the same function. Appellants traverse this characterization. Jarwala teaches that the test vector manipulation register determines the source of test vectors. col. 4, lines 36-38. However, Jarwala also explicitly teaches that the one of four patterns of test vectors is generated by ATPF 34 in accordance with information stored in the test vector manipulation register. Col. 5, lines 21-26. Therefore, the "source" must refer to at least the patterns of ATPG test vectors. Jarwala is silent on what controls multiplexer 36. Therefore, Appellants do not concede that Jarwala teaches the recited mask vector.

Because Jarwala fails to disclose or suggest various limitations of the recited method, Appellants request reconsideration and withdrawal of the rejection of Claim 17.

Claims 19-20 depend from Claim 17 and therefore are patentable for at least the reasons presented for Claim 17. Based on those reasons, Appellants request reconsideration and withdrawal of the rejection of Claims 19-20.

**B. Claims 11, 12, and 18 are patentable under 35 U.S.C. 103(a) over Jarwala in view of U.S. Patent 6,101,622 (Lesmeister).**

**1. Jarwala: Overview (see Section A)**

**2. Lesmeister: Overview**

Lesmeister teaches an asynchronous IC tester that includes a set of channels interconnected by a runtime bus, thereby allowing the channels to communicate with one another during a test. Col. 2, lines 16-19. Each channel accesses a separate terminal of a DUT and, during each cycle of the test, each channel may transmit a test signal to the DUT, sample a DUT output signal, and/or compare stored sample data. Col. 2, lines 19-24. Data stored in each channel can be compressed into a set of one or more vectors. Col. 4, lines 45-58.

**3. Claims 11, 12 and 18 are not taught by Jarwala and Lesmeister.**

Claims 11 and 12 depend from Claim 7 and therefore are patentable for at least the reasons presented for Claim 7. Notably, Lesmeister fails to remedy the deficiencies of Jarwala with respect to Claim 7. Because Jarwala and Lesmeister fail to disclose or suggest the limitations of Claim 7, these references must logically also fail to disclose or suggest dependent Claims 11 and 12. Therefore, Appellants request reconsideration and withdrawal of the rejection of Claim 11 and 12.

Claim 18 depends from Claim 17 and therefore is patentable for at least the reasons presented for Claim 17. Notably, Lesmeister fails to remedy the deficiencies of Jarwala with respect to Claim 17. Because Jarwala and Lesmeister fail to disclose or suggest the limitations of Claim 17, these references must logically also fail to disclose or suggest dependent Claim 18. Therefore, Appellants request reconsideration and withdrawal of the rejection of Claim 18.

**C. Appellants submit that objections to Claims 8-13 and 18-20 with respect to informalities can be addressed after resolution of Arguments A and B.**


The Examiner objects to the use of "A \_\_\_\_ of Claim \_\_\_\_" in dependent claims 8-13 and 18-20. Appellants respectfully first request a substantive analysis of the Examiner's arguments, which were presented in substantially the same form on August 9, 2005. Appellants agree to change this language should the resolution of Arguments A and B be decided in favor of Appellants.

**D. CONCLUSION**

For the foregoing reasons, it is submitted that the Examiner's rejections of Claims 7-13 and 17-20 are erroneous, and reversal of these rejections is respectfully requested.

Respectfully submitted,

Customer No.: 35273

  
Jeanette S. Harms  
Attorney for Appellants  
Reg. No. 35,537

Telephone: 408-451-5907  
Facsimile: 408-451-5908

## VIII. CLAIMS APPENDIX

1-6. (Cancelled)

7. (Previously Presented) An integrated circuit testing system comprising:

a) an integrated circuit tester comprising:

al) a first memory for storing therein a mask vector for characterizing corresponding test vector data, said mask vector comprising a plurality of bit positions wherein a first bit value indicates that said corresponding test vector data is deterministic and wherein a second bit value indicates that said corresponding test vector data is pseudo random; and

a2) a second memory for storing therein deterministic test vector data, said first and second memory coupled to a port;

b) an integrated circuit device under test (DUT)

comprising:

b1) a circuit block to be tested;

b2) a random number generator for generating a reproducible sequence of pseudo random bits based on a seed number; and

b3) a selector circuit coupled to said port and for generating a test vector for application to said circuit block, said selector circuit for selecting bits as between said random number generator and said second memory based on said mask vector, said selector circuit having an output coupled to said circuit block.

8. (Original) An integrated circuit testing system as described in Claim 7 wherein said selector circuit is a

multiplexer and wherein said multiplexer has a first data input coupled to said random number generator, a second data input coupled to said second memory, and a selector input coupled to said first memory, said multiplexer for passing through to said output a bit value of said first data input provided said selector input receives a first bit value and for passing through to said output a bit value of said second data input provided said selector input receives a second bit value.

9. (Original) An integrated circuit testing system as described in Claim 7 wherein said random number generator is a linear feedback shift register (LFSR).

10. (Previously Presented) An integrated circuit testing system as described in Claim 9 wherein an output of said circuit block is coupled to an input of one stage of said LFSR.

11. (Original) An integrated circuit testing system as described in Claim 7 wherein said mask vector is data compressed.

12. (Original) An integrated circuit testing system as described in Claim 11 and further comprising a decompressor coupled between said first memory and said selector circuit.

13. (Original) An integrated circuit testing system as described in Claim 7 wherein said deterministic test vector data is generated by an automatic test pattern generator (ATPG) process and downloaded into said second memory.

14-16. (Cancelled)

17. (Previously Presented) A method for testing an integrated circuit comprising the steps of:

a) retrieving a mask vector from a first memory, said mask vector for characterizing corresponding test vector data, said mask vector comprising a plurality of bit positions wherein a first bit value indicates that said corresponding test vector data is deterministic and wherein a second bit value indicates that said corresponding test vector data is pseudo random;

b) retrieving deterministic test vector data from a second memory;

c) initializing a random number generator with a seed number and thereafter generating a reproducible sequence of pseudo random bits based on said seed number;

d) generating an output test vector for application to a circuit block of said integrated circuit, said step d) comprising the step of selecting bits as between said random number generator and said second memory based on said mask vector;

e) applying said output test vector to said circuit block;

f) obtaining an output generated by said circuit block in response to said output test vector; and

g) supplying said output generated by said circuit block to an input of a stage of said random number generator.

18. (Previously Presented) A method as described in Claim 17 wherein said mask vector is data compressed on said first memory and wherein said step a) comprises the steps of:

a1) reading said mask data from said first memory; and

a2) decompressing said mask vector data.

19. (Previously Presented) A method as described in Claim 17 wherein said deterministic test vector data is generated by

an automatic test pattern generator (ATPG) process and downloaded into said second memory.

20. (Previously Presented) A method as described in Claim 17 wherein said steps c) and d) are performed within said integrated circuit.



## IX. EVIDENCE APPENDIX

(None)

**X. RELATED PROCEEDINGS APPENDIX**

(None)